Stateside Spec Engineering jobs in the United States

Intel

GPU Design Verification Engineer

Santa Clara, CA and 2 more · On-site · Mid

Sites: Santa Clara, CA, Folsom, CA, Hillsboro, OR

Discipline
Hardware
Industry
Semiconductor

Spec sheet

Automatically summarized from the employer’s posting. Check the original description below for full requirements.

Performs functional verification of graphics logic components and defines scalable IP verification plans, test benches, and architecture to meet graphics specifications.

$141,910–$232,190 / year · Day shift · 4+ years · Bachelor Degree in Electronics, Computer Engineering or related engineering

Required

  • System Verilog
  • UVM
  • test bench bring-up at IP level
  • coverage driven verification
  • ASIC/CPU/GPU verification
  • test plan development at IP level
  • experience with System Verilog and UVM

Preferred

  • graphics architecture understanding
  • frontend design and verification flows
  • scripting (shell, PERL, python)

Benefits

  • medical
  • retirement
  • vacation
  • stock bonuses

Get new Hardware roles in California by email.

Free. We email only when something new matches, and only after you confirm. More options.

Employer description

Job Details:

Job Description: Performs functional verification of graphics logic components, including 3D graphics, media, and display, to ensure design will meet specification requirements.Defines and develops scalable and reusable IP verification plans, test benches, and architecture for verification environment to ensure coverage to confirm to graphics microarchitecture specifications.Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs.Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests.Collaborates with GPU architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals.Documents test plans and drive technical reviews of plans and proofs with design and architecture teams.Maintains and improves existing functional verification infrastructure and methodology.Participates in the definition of verification infrastructure and related TFMs needed for functional design verification.

Qualifications:You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Bachelor Degree in Electronics, Computer Engineering or related engineering with 4+ year experience in silicon design development OR Master’s Degree in Electronics, Computer Engineering or related engineering with 3+ years of experience in silicon design development undefined.Test Bench bring-up at IP level and strong programming skills in System Verilog and UVM.Hands on verification experience working on ASIC, CPU or GPU.Test Plan development experience at IP level with coverage closures.Coverage driven verification testbench development functional modeling and test writing.
Preferred Requirements:

Understanding of Graphics architecture.Experience with industry standard frontend design and verification flows, tools, methodology.Experience with scripting shell, PERL, python.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:US, California, Folsom, US, Oregon, Hillsboro

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

 

 

Annual Salary Range for jobs which could be performed in the US: $141,910.00-232,190.00 USD 

 

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. 

 

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Stateside Spec lists roles for engineering teams in the United States. Work-authorization notes come from the employer. We do not guarantee visa policy. Apply off-site. Report an issue with this listing View employer source