NVIDIA
Senior Memory System Architect
Santa Clara, CA and 2 more · On-site · Senior
Sites: Santa Clara, CA, Austin, TX, Durham, NC
- Discipline
- Hardware
- Industry
- Semiconductor
Spec sheet
Automatically summarized from the employer’s posting. Check the original description below for full requirements.
Senior Memory System Architect role at NVIDIA seeking advanced memory system architects for US locations; requires advanced degree and 3+ years in SoC/memory architecture; salary range provided; equity/benefits offered.
$152,000–$287,500 / year · Day shift · Equity · 3+ years · M.S. or Ph.D. in CS, CE, or EE or equivalent
Required
- memory system architecture
- DDR and memory controller architecture
- C/C++ programming
- Verilog or SV/UVM a plus
- SoC or memory system architecture
- performance modeling
- RTL simulation or silicon debugging
Preferred
- performance modeling experience
- debugging performance issues
- C++/Python/Perl
- VLSI design exposure
Benefits
- medical
- 401k
- equity
- PTO
Employer description
NVIDIA is searching for experienced candidates with a track record of architecture development to join our memory system architecture team! This team drives memory system architecture in NVIDIA’s world changing SOCs for deep-learning, autonomous vehicles and robotics, mobile systems, server systems, and gaming. NVIDIA has some of the most forward-thinking and hardworking people in the world working for us. Are you a creative and autonomous engineer? If so, we want to hear from you!
What You Will Be Doing:
Driving development of architecture and micro-architecture to improve the state-of-the-art in memory systems optimizing along the axes of performance, power efficiency, complexity, area, effort, and schedule.
Performance modeling and simulation of features to improve memory system performance and efficiency.
Implementing and maintaining detailed and high-level performance models.
Analyzing benchmarks, application workloads, and performance simulation results to identify tradeoffs in areas of micro-architectural optimizations.
Debugging performance and functional issues with high-level models, RTL simulation, and silicon.
What we need to see:
M.S. or Ph.D. in CS, CE, or EE or equivalent experience
3+ years experience in SoC or memory system architecture and performance
Deep understanding of memory subsystems – caches and coherence protocols, DDR and memory controller architecture, on-chip interconnects, address translation
Strong communication and interpersonal skills along with the ability to work in a dynamic, product oriented, distributed team.
Exposure/coursework related to Digital systems and VLSI design, Computer Architecture, C/C++ programming languages.
Software development experience with C++, python and/or perl. Verilog or SV/UVM are a plus.
Ways To Stand Out from the Crowd
Significant experience with performance modeling or performance verification.
Experience debugging and solving complex performance issues.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 152,000 USD - 241,500 USD for Level 3, and 184,000 USD - 287,500 USD for Level 4.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until August 6, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Stateside Spec lists roles for engineering teams in the United States. Work-authorization notes come from the employer. We do not guarantee visa policy. Apply off-site. Report an issue with this listing View employer source