Stateside Spec Engineering jobs in the United States

Intel

Staff Chemical Mechanical Planarization (CMP) Engineer

Hillsboro, OR and 1 more · On-site · Staff

Sites: Hillsboro, OR, Phoenix, AZ

Discipline
Manufacturing
Industry
Semiconductor

Spec sheet

Automatically summarized from the employer’s posting. Check the original description below for full requirements.

Staff CMP Engineer to lead CMP development and cross-node standardization for Intel Foundry Technology manufacturing in Hillsboro, OR and Phoenix, AZ; in-person collaboration required.

$133,800–$255,200 / year · Day shift · Equity · 5+ years · Master's degree in Chemical Engineering, Materials Science, Electrical Engineering, Mechanical Engineering, Physics, or related technical field

Required

  • Master's degree
  • 5+ years semiconductor manufacturing / process development
  • 3+ years direct CMP process development with hands-on tuning
  • Experience with CMP equipment platforms (AMAT, Ebara, etc.)
  • Experience with CMP consumables (slurries, pads, conditioning disks, filters,...
  • Previous semiconductor foundry experience

Preferred

  • Doctorate in related field
  • Cross-functional leadership experience
  • Experience with CMP integration with other process modules
  • CMP metrology experience

Benefits

  • medical
  • retirement
  • vacation
  • stock bonuses

Get new Manufacturing roles in Oregon by email.

Free. We email only when something new matches, and only after you confirm. More options.

Employer description

Job Details:

Job Description: Shape the Future of Semiconductor Innovation at Intel Foundry

Organization Overview

Manufacturing Development Customer Engineering (MDCE) is a newly established organization within Intel Foundry Technology Manufacturing and is focused on accelerating technology ramp and manufacturing excellence. Our mission is to seamlessly transition cutting-edge technologies from development to high-volume production while making technology ramp a key competitive differentiator for Intel Foundry.

Position Summary

MDCE is seeking a Staff Chemical Mechanical Planarization (CMP) Engineer to drive module ownership and technical leadership across Intel’s most advanced logic technologies (18A, Intel 3, Intel 12nm). This role requires a seasoned professional who can navigate the complexities of process development, cross-node standardization, and high-volume manufacturing readiness while delivering exceptional results for both Intel products and foundry customers.

Core Responsibilities

Technical Leadership

Process Development & Optimization: Lead CMP process development from concept through HVM implementation across multiple advanced technology nodesCross-Node Alignment: Drive standardization and best practices across Intel’s technology portfolio to maximize efficiency and yieldProblem Resolution: Own and resolve complex CMP-related yield and manufacturing issues using data-driven approaches and structured problem-solving methodologies

Strategic Execution

Customer-Centric Delivery: Align technical strategies with customer requirements and business objectives, ensuring on-time delivery of robust solutionsTechnology Transfer: Bridge technology development and manufacturing teams to ensure smooth transition of CMP processes to productionContinuous Improvement: Drive ongoing optimization initiatives to enhance process capability, yield, and manufacturing efficiency

Collaboration & Leadership

Cross-Functional Partnership: Work closely with Integration, Device, Yield, Factory, Quality, and Customer Engineering teamsSupplier Engagement: Collaborate with equipment and consumables suppliers to co-develop and optimize CMP solutionsTeam Development: Mentor junior engineers and provide technical guidance across the organization

Professional Excellence

Proven Track Record: History of significant technical accomplishments and successful project deliveryLeadership Capability: Ability to influence and drive results across multiple organizations and disciplinesBusiness Acumen: Understanding of semiconductor industry trends, manufacturing strategies, and customer requirements

Personal Attributes

Communication Skills: Exceptional ability to communicate complex technical concepts to diverse audiencesAdaptability: Thrives in ambiguous situations and can drive clarity in complex technical challenges while work effectively in fast-paced, high-pressure environmentsInitiative: Self-motivated with strong persistence and ability to work independentlyQuality Focus: Meticulous attention to detail with commitment to safety, quality, and compliance standards

Qualifications:The Minimum qualifications are required to be initially considered for this position.  Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications

Master’s degree in Chemical Engineering, Materials Science, Electrical Engineering, Mechanical Engineering, Physics, or related technical field5+ years of experience in semiconductor manufacturing / process development or technology development3+ years of direct experience in Chemical Mechanical Planarization (CMP) process development experience with hands-on process tuning and characterizationExperience with major CMP equipment platforms in one of the following platforms (AMAT, Ebara, etc.)Experience with CMP consumables (e.g. slurries, pads, conditioning disks, filters, clean chemistries)Previous semiconductor foundry experience

Preferred Qualifications

Doctorate in Chemical Engineering, Materials Science, Electrical Engineering, Mechanical Engineering, Physics, or related technical fieldExperience with advanced technology nodes (e.g. sub-10nm logic, specifically in Gate All Around (GAA) architectures with track record of successful technology development and HVM implementationCross-functional leadership experience, including task force leadership for yield improvement initiativesExperience with CMP integration with other process modules (e.g. deposition, lithography, etch, clean) and CMP-relevant metrology with understanding of CMP impact on device performance and yield.Experience with CMP-relevant metrology and process control (e.g. thickness, topography, defects, roughness, particles)

Work Environment

This role requires in-person collaboration to enable rapid decision-making and effective problem resolution. You’ll work in a dynamic, fast-paced environment with competing priorities while maintaining the highest standards for safety, quality, and customer satisfaction.

Impact & Growth

Join a team that’s reshaping Intel’s foundry capabilities and directly influencing the success of next-generation semiconductor technologies. This role offers exceptional opportunities for professional growth, technical leadership, and meaningful impact on Intel’s strategic objectives in the foundry market.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Oregon, Hillsboro

Additional Locations:US, Arizona, Phoenix

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

 

 

Annual Salary Range for jobs which could be performed in the US: $133,800.00-255,200.00 USD 

 

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. 

 

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Stateside Spec lists roles for engineering teams in the United States. Work-authorization notes come from the employer. We do not guarantee visa policy. Apply off-site. Report an issue with this listing View employer source